

FIG. 1




FIG. 2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG. 4




FIG. 5(B)




FIG. 6




FIG. 7




FIG. 8(A)




FIG. 8(B)

FIG. 9(A)




FIG. 9(A)

TIME




FIG. 9(B)




FIG. 9(B)





FIG. 10






FIG. 12







FIG. 13






FIG. 15





FIG. 16






FIG. 18




FIG. 19




FIG.20




FIG. 21




FIG. 22

TOP SECRET




FIG.23




FIG. 24




FIG. 25




FIG. 26




FIG.27

TOP SECRET




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34

FIG. 35





FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37




FIG.38

FIG. 37




FIG.39




FIG.40



FIG.41




FIG.42

FOOTED: E24E2260




FIG.43




FIG.44




FIG.45




FIG.46




FIG.47




FIG.48

097347-00101




FIG.49






FIG.50







FIG. 55




FIG.55




FIG.56




FIG.57




FIG.58




FIG.59




FIG.60




FIG. 61




FIG. 62




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66

FIG. 67




FIG.67




FIG.68




FIG.69




FIG.70




FIG.71

TOP SECRET




FIG.72




FIG.73




FIG. 74A




FIG. 74B




FIG. 74C




FIG. 74D

$$\left\{ \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right.$$

FIG. 75

From Token buffer




FIG.76




FIG.77

0977473-020404




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85




FIG. 86




FIG. 87




FIG. 88

FIG. 86




FIG.89




FIG.90




FIG.91




FIG.92




FIG.93

CIF		QCIF	
0	1	0	
2	3	2	
4	5	4	
6	7		
8	9		
10	11		

FIG.94




FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

⋮

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG.100




FIG. 101




FIG. 102




FIG. 103




FIG. 104




FIG. 105




FIG. 106




FIG. 107



Access Start

Data Transfer

Default State

FIG. 108




FIG. 109




FIG. 110




FIG. 111




FIG. 1 | 2




FIG. 1 | 3




FIG. 114




FIG. 115

FIG. 114




FIG. 116




FIG. 117




FIG. 118

FIG. 119




FIG. 119




FIG. 120




FIG. 12A




FIG. 12B




FIG. 122




FIG. 123

FIG. 124




FIG. 124




FIG. 125




FIG. 126




FIG. 127




FIG. 128




FIG. 129




FIG. 130

TOP SECRET




FIG. 131




FIG. 132




FIG. 133




FIG. 134




FIG. 135






FIG. 1 36



Key:

- coef constant coefficient
- ➡ carry-save multiplier
- ⊕ multiplier output resolver
- ⊕, ⊖ resolving adder, subtractor
- ⊕/⊖ resolving adder/subtractor

- ⊕, ⊖ carry-save adder, subtractor
- ⊕, ⊖ dummy adder/subtractor (combiners)
- ⊖ latch
- ⊖ 2-input mux latch

FIG. 137




FIG. 138

FIG. 139




FIG. 139





FIG. 140



NOTE: "COMMON BLOCK" IS ENTIRELY COMBINATIONAL (NO LATCHING)




FIG. 141




FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146

Input Data




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151




FIG. 152

Read Cycle




FIG. 1 53

Write Cycle




FIG. 154




FIG. 155

Timing diagram for the state = PRES0 or TOKEN. The diagram shows the following signals over time:

- ph0**: Periodic clock signal.
- ph1**: Periodic clock signal, phase-shifted relative to ph0.
- pic_clk**: Clock signal for the PIC, shown re-timed to ph0. An annotation states: "For convenience pic_clk is shown simply re-timed to ph0; in reality this is properly synchronised." A circle highlights the rising edge of pic_clk.
- pic_ph0**: Signal derived from pic_clk, also showing a rising edge at the same time as pic_clk.
- prev_pic_ph0**: Signal derived from pic_ph0, showing a falling edge at the same time as pic_ph0's rising edge.
- prn_chg**: Signal that transitions from low to high at the rising edge of pic_ph0.
- en_prnum**: Signal that transitions from low to high at the rising edge of pic_ph0.
- new_incr_prn**: Signal that transitions from low to high at the rising edge of pic_ph0.
- incr_prn**: Signal that transitions from low to high at the rising edge of pic_ph0.
- prnum**: Signal that transitions from **pres_num** to **pres_num+1** at the rising edge of pic_ph0.
- pres_flag**: Signal that transitions from low to high at the rising edge of pic_ph0.

The diagram is labeled **state = PRES0 or TOKEN** at the bottom, indicating the state of the system during this period.

FIG. 156

FIG. 158







FIG. 158






FIG. 160

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

[illegible]

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO

THE UNIVERSITY OF CHICAGO




FIG. 162





FIG. 1 63A



$$\text{BLOCK ADDRESS} = 0 + 0 + 0 + 0x2A + 0 + 0 = 0x2A$$

FIG. 1 63B

** = !z & !H261 & !fc & !z & !H261 & !QCIF & !fc & !z & !H261 & !QCIF




FIG. 164





FIG. 165

FIG. 166






FIG. 167




FIG. 168

FIG. 167


[illegible]

FIG. 169